Recently, transition metal dichalcogenides (TMDs), such as MoS 2 and WSe 2 , have attracted intensive attention for applications in future electronics and photonics. 1, 2 Monolayer and few-layer MoS 2 can be considered as two-dimensional (2D) semiconductors. They have an energy bandgap (E g ) ranging from 1.2 eV to 1.8 eV, which depends on the thickness of MoS 2 . [3] [4] [5] In particular, monolayer MoS 2 has a direct bandgap (E g ¼ 1.8 eV) which leads to extraordinary electrical and optoelectronic properties. [6] [7] [8] [9] [10] [11] [12] For the consideration of short channel effects in metal-oxide-semiconductor field effect transistors (MOSFETs), the monolayer MoS 2 , which has an intrinsic atomically thin body and well-passivated surfaces, represents the ultimate small medium for device scaling. 13 In addition, the transparent feature and robust lattice structure in 2D MoS 2 are very attractive for flexible electronics. [14] [15] [16] MOSFETs are the basic building blocks for electronic circuits. High-performance MoS 2 FETs are considered a promising technological thrust for next-generation electronics. 1, 2 Because the performance of 2D MoS 2 FETs is significantly influenced by the properties of source/drain (S/D) contacts, it is critical to fully understand and properly engineer contacts between metals and MoS 2 . A variety of contact materials and structures have been proposed and studied to achieve effective Ohmic contacts on MoS 2 . [16] [17] [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] And recently, the current distribution under the metal contacts has also been considered. 28, 29 These results are mostly based on bottomgated FETs where the channel current was not effectively tuned by the gate. This is not the case in top-gate MoS 2 FETs. A statistical study of MoS 2 transistors 30 indicated that top-gated FETs have a larger contact resistance as compared to back-gated ones. Because, unlike back-gated devices, the carrier density in MoS 2 under source/drain metal contacts will not change at higher positive gate bias in top-gated transistors.
Our previous work has shown that using the gate-assisted test structures is an excellent approach to measure properties of the metal contacts to low-dimensional materials. 31 Here, we present a study on current crowding in metal-MoS 2 contacts determined by using both gate-assisted Kelvin structures and four-probe structures where the channel current is effectively tuned by a top gate.
We fabricated Ag-contacted bilayer MoS 2 transistors with Au/Ti/Al 2 O 3 top gates on SiO 2 /Si substrate. Our devices show good n-type current-voltage (I-V) characteristics. Then gate assisted Kelvin structure and four-probe method were used to analyze the contacts. The contact resistance extracted from both methods is significantly different because the position where the voltage is sampled is different. By comparing the contact resistance extracted from both methods, we found that the current transfer length (L T ) of Ag-contact on MoS 2 transistors ranged from 114.3 nm to 128.5 nm, which increased with increasing gate voltage. The channel sheet resistance, which is measured by the fourprobe method, is larger than the contact resistance. This indicates that the MoS 2 transistors are channel-dominant. Our results have shown that the gate affects not only the channel resistance but also the current crowding at the contacts.
In this work, the entrance location of the furnace. The substrate was placed in the downstream 2 cm away from the MoO 3 crucible. During the growth, the CVD furnace was maintained at 800 Torr (about 1.07 Â 10 5 Pa) with 100 sccm ambient Ar as carrier gas. Before heating, the whole system was pumped to 200 mTorr and then flushed with Ar for 3 times. A stable pressure of 800 Torr was achieved before the heating processes. The heating processes included a 30-min ramp up to 850 C and a hold at 850 C for 30 min. After heating, the furnace was naturally cooled to room temperature. After growth, MoS 2 flakes are found to spread over the SiO 2 /Si substrates. As shown in the optical image in Fig. 1(a) , the MoS 2 flakes are typically triangular or hexagonal in shape. Fig. 1(b) shows a Raman map of the same location in Fig. 1(a) . Plotted here is the integrated intensity from 340 cm À1 to 430 cm À1 including both the E 2g in plane and the A 1g out-ofplane modes. The optical contrast and Raman map suggest that the MoS 2 flake thickness is quite uniform. Raman spectrum of a representative point on the uniform MoS 2 flakes ( Fig. 1(c) ) shows that the separation between the two major peaks is 21 cm
À1
, indicating these are two-layer MoS 2 flakes. 32 To fabricate MoS 2 MOSFETs, first, the MoS 2 flakes on the substrate were located with an optical microscope. Conventional lithography processes were then applied to define the device structures. 5 nm Ag/50 nm Au was deposited on MoS 2 as the S/D contacts. Ag was chosen because it has been reported for forming a good contact on WSe 2 , 33 which is a similar material to MoS 2 . And our previous work shows that Ag forms a smooth and solid film on MoS 2 which makes the carrier transport efficiently across the contacts. 34 Five parallel metal contacts were deposited on a MoS 2 triangle flake to form the FETs, gate assisted Kelvin test structures and fourprobe structures with the same contacts. Then, a rectangular MoS 2 channel was defined by O 2 plasma etching. To integrate the gate dielectric, 1 nm Al was deposited on MoS 2 and then oxidized in air as a seeding layer before the atomic layer deposition (ALD) of 30 nm Al 2 O 3 . This will promote gate dielectric quality. 35 The ALD of Al 2 O 3 was performed at 300 C with trimethylaluminum (TMA) and H 2 O as precursors. Finally, 5 nm Ti/50 nm Au was deposited as top gate. The top gate covers the whole structure including the channels and five S/D contacts. Therefore, all four channels share a common gate. A schematic of device structure and scanning electron microscopic image of two adjacent channels and three contacts are shown in Figs. 2(a) and 2(b), respectively. The channel length (L G ) and width (W) are 370 nm and 4 lm, respectively. And the contact length (L C ) is 1.09 lm.
The devices were then measured by a semiconductor parameter analyser (Hewlett-Packard V R 4156) in a probe station (Cascade V R summit semi-automated probe station) at room temperature. Figs. 2(c) and 2(d) show the I-V characteristics of a typical MoS 2 FET with details mentioned above. The channel current is normalized to current per one lm in channel width. The transistor exhibits strong n-type device characteristics which is similar to those reported by other groups. 9, [15] [16] [17] The small hysteresis in I D -V G measurement indicates a good quality of Al 2 O 3 which is used as gate dielectric. Also, the On-state current of these FETs is quite large compared to the published results. 9, [15] [16] [17] 36, 37 The threshold voltage and field effect mobility are extracted from the linear fitting of I D -V G curve measured at V D ¼ 50 mV. The threshold voltage is À10.2 V. At a small V DS , the field effect mobility of the transistor can be extracted from the linear mode I D , expressed as
Here, V GS should be large enough and V DS should be small to keep the transistor working in linear mode. The value of the field effect mobility of our device is 7.8 cm 2 V À1 s
. This value is close to some recent publications using similar device structures. 37, 38 The linear relationship between drain current (I D ) and drain voltage (V D ) at low voltage indicates good S/D contacts.
In order to evaluate the metal contacts on MoS 2 , contact resistance measurements using both gate assisted Kelvin test structure and gated assisted four-probe test structure were performed on these MoS 2 FETs. Figs. 3(a)-3(c) show the contact resistance measured by the gate assisted Kelvin test structure. The measurement set-up is illustrated in Fig. 3(a) . In the 
between the middle and right electrodes. Since a common gate is applied to the whole test structure, both channels are biased to the same conditions. Because there is no current flowing through the right channel and contact on the right, V 23 is measured as the voltage drop at the end edge of MoS 2 underneath the middle contact (source of the FET on the left). As shown in Fig. 3(b) , the curves of V 23 versus I D at different gate voltage are quite linear, indicating an Ohmic contact. The overlap of the V 23 curve at different V G shows that the contact resistance obtained by Kelvin test method (R C-K ) is not affected by V G . Fig. 3(c) shows the variation of R C-K which is the slope extracted from the linear fitting of V 23 -I D curves. The value of R C-K is only a little more than 20 X, which is much lower than the contact resistance extracted from other methods in previous publications. 22, 28, 29 Then, a gate assisted four-probe measurement was carried out to obtain the contact resistance and further understand the contact behaviour. The measurement set-up is shown in Fig. 3(d) . A voltage source was connected to the S/D contacts at the ends to drive the current through the channel under the gate voltage varying from À5 V to 0 V. The I D and the voltage difference between the second and third contacts (V 23 ) are measured at the same time. Based on previous publications, the transfer length (L T ) is typically in hundreds of nm scale. 28, 29 The contact length we used in the two middle contacts is comparably large. So, the voltage distribution across the two middle contacts must be accounted for. 39 The voltage drop on the two middle contacts would contribute a resistance of R M to the total resistance we measured. So
R 14 and R 23 can be extracted by the linear fitting of V D and V 23 vs. I D . R C is the contact resistance. R M can be viewed as parallel resistance of 2R C and the resistance of MoS 2 under the contact. Theoretically, the sheet resistance of MoS 2 under the contacts should not change under different gate bias, because the contact metal shields it from the top gate. 30 But, as we will discuss later, it may not be the reality. To simplify the calculation, we assumed that the sheet resistance of MoS 2 under the contacts is the same with the one in the channel. So R M and the channel resistance (R ch ) can be estimated
Combining Eqs. (2)- (5), we can solve R C and R sh Figs. 3(e) and 3(f) show the channel sheet resistance and contact resistance varying with gate voltage, respectively. The channel conductance is effectively tuned by the gate (see Fig. 3(e) ) as expected. It is quite interesting that the contact resistance is also effectively tuned by the gate (see Fig. 3(f) ). Compared to the channel resistance, the contact resistance is higher in these transistors, indicating that these are contact-dominated MoS 2 transistors.
It should be noted that R C is much larger than R C-K and strongly depends on the gate voltage. This provides clear evidence of current crowding at metal-MoS 2 contacts. According to transmission line model (TLM), [40] [41] [42] [43] illustrated in Fig. 4 , the current transport in a contact is concentrated at the front of the contact. The voltage at the front of the contact is much higher than the voltage at the end of the contact. The voltage distribution in MoS 2 under a metal contact can be expressed as [40] [41] [42] [43] 
where q C is contact resistivity, x is the position on MoS 2 where the voltage is samples, L C is the contact length (1.09 lm in our devices), R sh is the sheet resistance of MoS 2 under contact, and L T is current transfer length of MoS 2 . It is the distance which the current would penetrate into the MoS 2 under the metal contact, i.e., the length of MoS 2 used as effective contact. In a conventional bulk FET, L T is defined as
Here we still use Eq. (8) to express the voltage distribution under the contact in our devices. In the Kelvin test structure, the non-local voltage at the middle contact (V 23 ) is measured at the end of the contact (i.e., x ¼ L C ), so
However, in the four-probe method, the voltage on the contact is measured at the front of the contact (i.e., x ¼ 0), so
It is clear that the ratio of R C to R C-K can be expressed as
Therefore, the ratio of R C over R C-K is highly dependent on the ratio of the contact length over transfer length. Since R C is much larger than R C-K in our devices, the L C is much larger than L T . The current is concentrated at the front part of the contact. As shown in Fig. 5(a) , the L T of the MoS 2 devices can be extracted from the ratio of R C over R C-K . The L T is weakly affected by the gate bias: it increases from 114.3 nm when V G equals to À5 V to 128.5 nm for V G equals to 0 V. These values are slightly larger than those in the previous work which also shows L T increased with increasing gate voltage in bottom gated MoS 2 transistors. 28 In this work, L C is much larger than L T . So, R C can be approximately expressed as
The contact resistivity q C can be extracted from Eq. (13). As plotted in Fig. 5(b) , q C sharply decreases with increasing gate voltage. This means that the contact resistivity of the S/D contacts in a MoS 2 transistor is strongly dependent on gate voltage. So, the contacts also contribute to the switching of these MoS 2 transistors. It may indicate that, in addition to minimizing contact resistance, the gate voltage can also be used to modulate the barrier so that the device performance can be optimized where a barrier at the metal contact is preferred, such as in solar cells and photovoltaic devices. Unlike bulk devices, the band bending in 2D MoS 2 transistors takes place along the current transport direction instead of the vertical direction. 22 Even though the top-gate would not affect the charge density under the contact, 30 it affects the barrier height and width along the edge of the contacts. As the gate bias gets higher, the band in the channel bends downward. However, the energy band of MoS 2 under the contact would not change because it is shielded from the top gate by the metal contact. The barrier between the MoS 2 under contact and in the channel gets lower and narrower. As a result, the contact resistivity gets lower. Meanwhile, the current transfer length increases a little from 114.3 nm to 128.5 nm. It may be a result of the limited density of state in 2D MoS 2 . At higher gate bias, the current density is higher. The limited density of state in 2D MoS 2 requires a larger area for the carrier injection. Correspondingly, the transfer length increases. In total, the lower contact resistivity and larger transfer length result in a lower contact resistance at higher gate bias.
In summary, n-type MoS 2 FETs were fabricated with a conventional lithography process. All MoS 2 transistors exhibited good n-type I-V characteristics. The contacts of the MoS 2 transistors were analyzed with gate assisted contact measurement structures including Kelvin test structure and four-probe test structure. Contact resistance is smaller than the channel resistance, indicating that these MoS 2 transistors are channel-dominant devices. The values of contact resistance extracted from Kelvin test structure and four-probe test structure are significantly different. According to TLM, this difference is due to the current crowding and the different voltage sampling positions in each method. The current transfer length, which is extracted based on the ratio of the contact-front and contact-end resistance obtained by these two methods, increases with increasing the gate voltage. Our result clearly shows that the gate effectively modifies the contact resistivity through the current crowding, which should be taken into consideration during the design and fabrication of 2D semiconductor devices and circuits.
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